 | |
| |
|
| |
| FPGA Trainer (Technical know-how from IIT, Delhi) | FPGA DIGITAL LOGIC LAB-I |
|
|
| Features |
- Field Programmable Gate Array Trainer commonly known as FPGA Trainer uses industrial standard Xilinx FPGA 3142.
- It has level microcontroller 8051 family processor to enable it to upload and download program to/from FPGA.
- It has a serial link which enables user to communicate with PC at a standard baud rate.
- User can develop the circuit/schematic using Xilinx standard Foundation Series Software.
- It has an INCODE Software to enable user to:
- Download Program
- Upload Program
- Run Program
- Upload Data from RAM into a file
- Download Data from a file onto the RAM
- Register Setting
- Download Configuration
- Download FPGA data
- Download FPGA Data from a file
- Upload FPGA Data
- Upload FPGA Data to file
- Diagnostic Mode
- Settings
- It has I/O counter interface to enable it to connect to various demo modules. This helps in man to machine interface.
- System has 64K byte of EPROM & 32K byte of RAM.
- All the pin outs of FPGA are available on the board. This helps in man - machine interface.
| SPECIFICATIONS |
- Supported chip: Xilinx 3142 on board experiments.
- Signal generation unit:
- Programmable frequency generator
- Standard frequency 1/10/100/1K/10K/100IK/1M/ 10MHz
- Logic input switch:
- 8 x 1 logic input original press point with light
- 8 x 2 logic input Dip switch
- 4 impulse press button generator (2 positive pulse 2 negative pulse)
- Output unit:
- 8 x 8 of matrix (LED)display
- 2 x 3 seven segment display
- 16 x 1 LCD display
- 1 set buzzer output
- 1 x 4 and 1 x 8 bar code output
- 12 x 1 LED display to perform traffic light experiment
/ul>
- Library Components:In order to facilitate a smooth operation for the user who, wish directly go ahead with their designs.
- Bounce Eliminator
- PC Interfacing Module PC Input/Output)
- PC Interfacing Module (PC RAM)
- Up-downCounter
- Sequential Divider
- First in First out Buffer (FIFO)
- Hamming Distance Calculator
- Incrementor
- Last in First Out Buffer (LIFO) /li>
- L.C.D. Interface
- DAC Interface
- ADC Interface
- Keyboard Interface
- 8 x 8 LED Matrix
- Seven Segment
- Case Studies:
- FIFO Unit
- Ping Pong Unit
- Stack Machine
- Hardware Sorter
- MPU unit:
- Linear unit:
- 1 set 8 bit D/A converter
- 1 set 8 bit A/D converter
| THEMATIC APPLICATION TEST |
- 8 x 8 LED control test
- Counter
- Keyboard Scan
- LCD display control test
- A/D, D/A converter test
- Easy CPU design
- Matching 8051 thematic test
- Stepper motor driver design
| APPLICATION PROGRAM RANGE | | | | |
|
|
|
|